CVE-2018-3615
- State
- Published
- Severity
- 7.3 High
- Published
- Aug 14, 2018
- Updated
- May 29, 2026
- Reserved
- Dec 28, 2017
Description
Systems with microprocessors utilizing speculative execution and Intel software guard extensions (Intel SGX) may allow unauthorized disclosure of information residing in the L1 data cache from an enclave to an attacker with local user access via a side-channel analysis.
Scores
| CVSS | Score | Vector | Source |
|---|---|---|---|
| 3.1 | 7.3 High | CVSS:3.1/AV:L/AC:L/PR:L/UI:N/S:C/C:H/I:L/A:N | CISA-ADP |
Weaknesses
- CWE-203 Observable Discrepancy
Affected Products
| Product | Versions |
|---|---|
MultipleIntel Corporation |
|
References
- VU#982149third-party-advisory
- 1041451vdb-entry
- https://psirt.global.sonicwall.com/vuln-detail/SNWLID-2018-0008
- 105080vdb-entry
- https://foreshadowattack.eu/
- https://security.netapp.com/advisory/ntap-20180815-0001/
- 20180814 CPU Side-Channel Information Disclosure Vulnerabilities: August 2018vendor-advisory
- https://support.f5.com/csp/article/K35558453
- http://support.lenovo.com/us/en/solutions/LEN-24163
- http://www.huawei.com/en/psirt/security-advisories/huawei-sa-20180815-01-cpu-en
- https://www.intel.com/content/www/us/en/security-center/advisory/intel-sa-00161.html
- https://www.synology.com/support/security/Synology_SA_18_45
- [debian-lts-announce] 20180916 [SECURITY] [DLA 1506-1] intel-microcode security updatemailing-list
- https://cert-portal.siemens.com/productcert/pdf/ssa-254686.pdf
- https://support.hpe.com/hpsc/doc/public/display?docLocale=en_US&docId=emr_na-hpesbhf03874en_us
- https://software.intel.com/security-software-guidance/software-guidance/l1-terminal-fault
- https://cert-portal.siemens.com/productcert/pdf/ssa-608355.pdf
Every record here comes from the CVE Program’s CVE List. © 1999–2026 The MITRE Corporation. CVE is a registered trademark of The MITRE Corporation. The records are reproduced under the CVE Program terms of use.