CVE-2025-0647
- State
- Published
- Severity
- 7.9 High
- Published
- Jan 14, 2026
- Updated
- Jan 20, 2026
- Reserved
- Jan 22, 2025
Description
In certain Arm CPUs, a CPP RCTX instruction executed on one Processing Element (PE) may inhibit TLB invalidation when a TLBI is issued to the PE, either by the same PE or another PE in the shareability domain. In this case, the PE may retain stale TLB entries which should have been invalidated by the TLBI.
Scores
| CVSS | Score | Vector | Source |
|---|---|---|---|
| 3.1 | 7.9 High | CVSS:3.1/AV:L/AC:L/PR:H/UI:N/S:C/C:H/I:H/A:N | CISA-ADP |
Weaknesses
- CWE-226 Sensitive Information in Resource Not Removed Before Reuse
Affected Products
| Product | Versions |
|---|---|
Neoverse-N2Arm |
|
Neoverse-V3AEArm |
|
Neoverse-V3Arm |
|
Neoverse-V2Arm |
|
Cortex-X925Arm |
|
Cortex-X4Arm |
|
Cortex-X3Arm |
|
Cortex-X2Arm |
|
Cortex-A710Arm |
|
C1-PremiumArm |
|
C1-UltraArm |
|
References
Every record here comes from the CVE Program’s CVE List. © 1999–2026 The MITRE Corporation. CVE is a registered trademark of The MITRE Corporation. The records are reproduced under the CVE Program terms of use.