CVE-2025-31936

State
Published
Severity
7.0 High
Published
Aug 11, 2026
Updated
Aug 12, 2026
Reserved
Apr 10, 2025

Read the record on cve.org

Description

Improper handling of overlap between protected memory ranges for some Intel(R) Xeon(R) 6 processors when using Intel(R) TDX within SMM may allow an escalation of privilege. SMM adversary with a privileged user combined with a high complexity attack may enable escalation of privilege. This result may potentially occur via local access when attack requirements are present with special internal knowledge and requires no user interaction. The potential vulnerability may impact the confidentiality (high), integrity (high) and availability (none) of the vulnerable system, resulting in subsequent system confidentiality (none), integrity (none) and availability (none) impacts.

Scores

CVSSScoreVectorSource
4.07.0 HighCVSS:4.0/AV:L/AC:H/AT:P/PR:H/UI:N/VC:H/VI:H/VA:N/SC:N/SI:N/SA:Nintel

Weaknesses

  • CWE-1260 Improper Handling of Overlap Between Protected Memory Ranges

Affected Products

ProductVersions
Intel(R) Xeon(R) 6 processors when using Intel(R) TDXn/a
  • See referencesAffected

References

Every record here comes from the CVE Program’s CVE List. © 1999–2026 The MITRE Corporation. CVE is a registered trademark of The MITRE Corporation. The records are reproduced under the CVE Program terms of use.