CVE-2025-54515
- State
- Published
- Severity
- 1.0 Low
- Published
- Nov 23, 2025
- Updated
- Dec 19, 2025
- Reserved
- Jul 23, 2025
Description
The Secure Flag passed to Versal™ Adaptive SoC’s Trusted Firmware for Cortex®-A processors (TF-A) for Arm’s Power State Coordination Interface (PSCI) commands were incorrectly set to secure instead of using the processor’s actual security state. This would allow the PSCI requests to appear they were from processors in the secure state instead of the non-secure state.
Scores
| CVSS | Score | Vector | Source |
|---|---|---|---|
| 4.0 | 1.0 Low | CVSS:4.0/AV:L/AC:L/AT:P/PR:L/UI:A/VC:N/VI:N/VA:L/SC:N/SI:N/SA:N | AMD |
Weaknesses
- CWE-1284 Improper Validation of Specified Quantity in Input
Affected Products
| Product | Versions |
|---|---|
Versal™ Adaptive SoC DevicesAMD |
|
Versal™ RF SeriesAMD |
|
Versal™ AI Edge SeriesAMD |
|
Versal™ Prime SeriesAMD |
|
Versal™ Premium SeriesAMD |
|
Versal™ AI Core SeriesAMD |
|
Versal™ HBM SeriesAMD |
|
Alveo™ V80 Compute AcceleratorAMD |
|
References
Every record here comes from the CVE Program’s CVE List. © 1999–2026 The MITRE Corporation. CVE is a registered trademark of The MITRE Corporation. The records are reproduced under the CVE Program terms of use.