CVE-2026-0995

State
Published
Severity
3.6 Low
Published
Mar 2, 2026
Updated
Mar 2, 2026
Reserved
Jan 15, 2026

Read the record on cve.org

Description

An issue has been identified in Arm C1-Pro before r1p2-50eac0, where, under certain conditions, a TLBI+DSB might fail to ensure the completion of memory accesses related to SME.

Scores

CVSSScoreVectorSource
3.13.6 LowCVSS:3.1/AV:L/AC:H/PR:L/UI:N/S:U/C:N/I:L/A:LCISA-ADP

Weaknesses

  • CWE-362 Concurrent Execution using Shared Resource with Improper Synchronization ('Race Condition')

Affected Products

ProductVersions
C1 ProArm
  • before r1p2-50eac0Affected

References

Every record here comes from the CVE Program’s CVE List. © 1999–2026 The MITRE Corporation. CVE is a registered trademark of The MITRE Corporation. The records are reproduced under the CVE Program terms of use.