CVE-2026-23213
drm/amd/pm: Disable MMIO access during SMU Mode 1 reset
- State
- Published
- Severity
- Not scored
- Published
- Feb 18, 2026
- Updated
- Oct 30, 2026
- Reserved
- Jan 13, 2026
Description
In the Linux kernel, the following vulnerability has been resolved:
drm/amd/pm: Disable MMIO access during SMU Mode 1 reset
During Mode 1 reset, the ASIC undergoes a reset cycle and becomes temporarily inaccessible via PCIe. Any attempt to access MMIO registers during this window (e.g., from interrupt handlers or other driver threads) can result in uncompleted PCIe transactions, leading to NMI panics or system hangs.
To prevent this, set the `no_hw_access` flag to true immediately after triggering the reset. This signals other driver components to skip register accesses while the device is offline.
A memory barrier `smp_mb()` is added to ensure the flag update is globally visible to all cores before the driver enters the sleep/wait state.
(cherry picked from commit 7edb503fe4b6d67f47d8bb0dfafb8e699bb0f8a4)
Scores
The record has no CVSS score.
Weaknesses
The record names no weakness.
Affected Products
| Product | Versions |
|---|---|
LinuxLinux |
|
LinuxLinux |
|
References
- https://git.kernel.org/stable/c/4027796f024dabb2766afde4f7e772c92bc4d056
- https://git.kernel.org/stable/c/b2b9ac2bb2c5b5b0a39f7f422bbe12d3ea4ccf34
- https://git.kernel.org/stable/c/c1853ebbec980d5c05d431bfd6ded73b1363fd00
- https://git.kernel.org/stable/c/cd7ff7fd3e4b77f0b5a292e0926532eaa07c5162
- https://git.kernel.org/stable/c/0de604d0357d0d22cbf03af1077d174b641707b6
Every record here comes from the CVE Program’s CVE List. © 1999–2026 The MITRE Corporation. CVE is a registered trademark of The MITRE Corporation. The records are reproduced under the CVE Program terms of use.